



**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE  
BOARD OF PATENT APPEALS AND INTERFERENCES**

Appl. No. : 10/085,164 Confirmation No. 8036  
Applicants : Kelly et al.  
Filed : February 26, 2002  
Title: : **ENCAPSULATED DIE PACKAGE WITH IMPROVED  
PARASITIC AND THERMAL PERFORMANCE**  
Art Unit : 2814  
Examiner : Pham Hoai V.  
Docket No. : A539WTN

**MAIL STOP: APPEAL BRIEF – PATENTS**  
Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

**Certificate of Mailing Under 37 C.F.R. 1.8(a)**

I hereby certify that these documents are being deposited with the United States Postal Service with sufficient postage for first class mail in an envelope addressed to: Mail Stop Appeal Brief – Patents, Commissioner for Patents, P.O. Box 1450, Alexandria, Virginia 22313-1450 on August 12, 2009.



Trish Paramore

**ATTENTION: Board of Patent Appeals and Interferences**

**APPELLANT'S BRIEF (37 C.F.R. 41.37)**

This brief is in furtherance of the renewed Notice of Appeal, filed in this case on October 27, 2008 and the non-final Office Action mailed July 24, 2008.

The fees required under § 1.17(c), and any required petition for extension of time for filing this brief and related fees are dealt with in the accompanying TRANSMITTAL OF APPEAL BRIEF.

## TABLE OF CONTENTS

I	REAL PARTIES IN INTEREST (37 C.F.R. §41.37(c)(1)) .....	3
II	RELATED APPEALS AND INTERFERENCES (37 C.F.R. §41.37(c)(2)) .....	4
III	STATUS OF CLAIMS (37 C.F.R. §41.37(c)(3)).....	5
IV	STATUS OF AMENDMENTS (37 C.F.R. 41.37(c)(4)).....	6
V	SUMMARY OF THE CLAIMED SUBJECT MATTER (37 C.F.R. 41.37(c)(5)).....	7
VI	GROUNDS OF REJECTION TO BE REVIEWED UPON APPEAL (37 C.F.R. §41.37(c)(6)) .....	18
VII	ARGUMENTS (37 C.F.R. 41.37(c)(7)) .....	19
VIII	APPENDIX OF CLAIMS (37 C.F.R. 41.37(c)(8)) .....	32
IX	EVIDENCE APPENDIX (37 C.F.R. 41.37(c)(9)) .....	38
X	RELATED PROCEEDINGS APPENDIX (37 C.F.R. 41.37(c)(10)).....	39

The final page of this brief bears the practitioner's signature.

**I REAL PARTIES IN INTEREST (37 C.F.R. §41.37(c)(1))**

The real party in interest in this appeal is:

the following party:

Microsemi Corporation, by Assignment recorded with the U.S. Patent and Trademark Office on April 29, 2002 at Reel 012847, Frame 0554.

## **II RELATED APPEALS AND INTERFERENCES**

**(37 C.F.R. §41.37(c)(2))**

With respect to other appeals or interferences that will directly affect, or be directly affected by, or have a bearing on the Board's decision in the pending appeal:

A       there are no such appeals or interferences.

### **III STATUS OF CLAIMS (37 C.F.R. §41.37(c)(3))**

#### **A. TOTAL NUMBER OF CLAIMS IN APPLICATION**

Claims in the application are: 65

#### **B. STATUS OF ALL THE CLAIMS IN APPLICATION**

Claims rejected: Claims 1-18, 20-35 and 37-43

Claims withdrawn: Claims 51-65

Claims cancelled: Claims 19, 36 and 44-50

#### **C. CLAIMS ON APPEAL**

The claims on appeal are: Claims 1-18, 20-35 and 37-43

#### **IV STATUS OF AMENDMENTS (37 C.F.R. 41.37(c)(4))**

An amendment was submitted subsequent to the final rejection of the claims to claim 40 to correct the antecedent basis for a claim term as noted by the Examiner in the final Office action. Entry of the amendment was refused by the Examiner, who asserts that the “extensive changes to the claim 40 would require search and reconsideration of the proposed amended claim.”

**V SUMMARY OF THE CLAIMED SUBJECT MATTER**  
**(37 C.F.R. 41.37(c)(5))**

Claim 1 includes a packaged semiconductor device that comprises a semiconductor die, a substrate with the semiconductor die disposed therein, and a plurality of leads coupled to the semiconductor die, wherein at least one said lead has a shaped end proximate the substrate and configured to minimize parasitic capacitance over a predetermined frequency range. An encapsulant encloses the semiconductor die and plurality of leads, the encapsulant having a consistent dielectric constant over the predetermined frequency range. The encapsulant is operable to shunt thermal capacitance and thermal resistance away from the semiconductor die. By way of example and not by limitation, see Figures 1-3 and 7B of US2002/0121683 and the accompanying discussion thereof at paragraphs [0018]-[0021] and [0024]. Specifically, the semiconductor die is designated device 30 in paragraphs [0018]-[0021] and Figures 1-3, and specifically as die in paragraph [0023]. The substrate is designated ground terminal 18 in paragraphs [0018]-[0020] and Figures 1-3. The plurality of leads are designated as input terminal 14, output terminal 16, and ground terminal 18 in paragraphs [0018]-[0021] and Figures 1-3. Paragraph [0018] states, “a first embodiment of the package 10 is arranged so that bond wires 20 and 22 extend from terminals 14 and 16, respectively, and are attached to a semiconductor device 30...” The encapsulant is designated as encapsulant material 12 in paragraphs [0018]-[0020] and Figures 1-3. Paragraph [0019] states, “as illustrated in FIG. 1, the encapsulant material 12 has taken the form of a hexagonal structure that allows the use of the ground terminal 18 as a shunt comprising the surface where the device 30 is mounted. This surface wraps around the ground terminal 18 essentially at right angles and reaches down to the bottom surface, greatly enhancing the thermal path to the ground.”

Claim 2 includes the packaged semiconductor device as recited in Claim 1, further comprising an I/O common terminal, at least one input terminal and at least one output terminal, coupled to the semiconductor die. By way of example and not by limitation, see Figures 1-3 and 7B of US2002/0121683 and the accompanying discussion thereof at paragraphs [0018]-[0021] and [0024]. Specifically, the I/O common terminal is designated ground terminal 18 in paragraphs [0018]-[0021] and Figures 1-3. The input terminal is designated input terminal 14 in paragraphs [0018]-[0021] and Figures 1-3. The output terminal is designated output terminal 16

in paragraphs [0018]-[0021] and Figures 1-3. Figures 1-3 show terminals 14, 16, and 18 coupled to the semiconductor die 30.

Claim 3 includes the packaged semiconductor device as recited in Claim 2, wherein the input terminal(s) and output terminal(s) are positioned orthogonal to the I/O common terminal. By way of example and not by limitation, see Figures 1-3 and 7B of US2002/0121683 and the accompanying discussion thereof at paragraphs [0018]-[0021] and [0024]. Specifically, paragraph [0020] states, “running approximately orthogonal to the input 14 and output 16 terminals is the ground terminal 18...”

Claim 4 includes the packaged semiconductor device as recited in Claim 3, wherein the semiconductor die is positioned above the I/O common terminal. By way of example and not by limitation, see Figures 1-3 and 7B of US2002/0121683 and the accompanying discussion thereof at paragraphs [0018]-[0021] and [0024]. Specifically, Figures 2 and 3 show semiconductor die designated as device 30 positioned above I/O common terminal designated as ground terminal 18.

Claim 5 includes the packaged semiconductor device as recited in Claim 4, wherein the encapsulant forms a substantially hexagonal structure surrounding the I/O common terminal, input terminal(s), and output terminal(s), essentially at right angles with respect to the substrate. By way of example and not by limitation, see Figures 1-3 and 7B of US2002/0121683 and the accompanying discussion thereof at paragraphs [0018]-[0021] and [0024]. Specifically, paragraph [0019] states, “the encapsulant material 12 has taken the form of a hexagonal structure that allows the use of the ground terminal 18 as a shunt comprising the surface where the device 30 is mounted. This surface wraps around the ground terminal 18 essentially at right angles...”

Claim 6 includes the packaged semiconductor device as recited in Claim 5, further comprising a lead-frame for coupling the input terminal(s) to a circuit and the output terminal(s) to a circuit. By way of example and not by limitation, see Figures 1-3, 5A, 6A, and 7B of US2002/0121683 and the accompanying discussion thereof at paragraphs [0018]-[0021] and [0024]. Specifically, paragraph [0020] states, “as shown in FIGS. 2, 5A, and 6A, a first embodiment of the package 10 includes conductive leadframe portions in the form of input terminal 14 and output terminal 16 such that power is applied to one side (the input terminal 14) to the device 30 and is output on the opposite side (the output terminal 16).”

Claim 7 includes the packaged semiconductor device as recited in Claim 6, wherein the portion of the lead-frame coupled to each of the input terminal(s) and output terminal(s) possess exposed dovetailed side edges operable to allow epoxy to lock on the sides and top of the exposed edges. By way of example and not by limitation, see Figures 1-3, 5A, 5B, 5C, 6A, 6B, 6C and 7B of US2002/0121683 and the accompanying discussion thereof at paragraphs [0018]-[0024]. Specifically, paragraph [0023] states, “the unusually think leadframe material allows a dovetail type of side edge so the epoxy can lock on the leads on only three sides.”

Claim 8 includes the packaged semiconductor device as recited in Claim 3, further comprising an end surface of the input terminal(s) being positioned adjacent and parallel to the side surface of the I/O common terminal, and an end surface of the output terminal(s) being positioned adjacent and parallel to the opposing side surface of the I/O common terminal, said end surfaces being shaped so as to minimize parasitic capacitance. By way of example and not by limitation, see Figures 1-3, 5A, 5B, 5C, 6A, 6B, 6C and 7B of US2002/0121683 and the accompanying discussion thereof at paragraphs [0018]-[0024]. Specifically, paragraph [0021] states, “the input and output terminals 14 and 16 are not parallel to each other, therefore avoiding parallel conductive surfaces which could create unwanted parasitics.” Furthermore, Figures 1-3 show an end surface of the input terminal 14 being positioned adjacent and parallel to the side surface of the ground terminal 18, and an end surface of the output terminal 16 being positioned adjacent and parallel to the opposing side surface of the ground terminal 18.

Claim 9 includes the packaged semiconductor device as recited in Claim 1, wherein the configured lead has a rounded shape expanding outward toward the substrate. By way of example and not by limitation, see Figures 1-3, 5A, 5B, 5C, 6A, 6B, 6C and 7B of US2002/0121683 and the accompanying discussion thereof at paragraphs [0018]-[0024]. Specifically, paragraph [0021] states, “the input 14 and output 16 terminals have a rounded portion 24 and 26 which allow the length of the bond wires 20 and 22 to be relatively short and further improves the performance of the device 10.”

Claim 10 includes the packaged semiconductor device as recited in Claim 8, further comprising length and width dimensions of approximately .079 millimeters and .065 millimeters, respectively, and a height dimension of approximately .032 millimeters. By way of example and not by limitation, see Figures 1-3, 5A, 5B, 5C, 6A, 6B, 6C and 7B of US2002/0121683 and the accompanying discussion thereof at paragraphs [0018]-[0024]. Specifically, Figures 2 and 3

show a length and width of approximately .079 millimeters and .065 millimeters. Figure 4 shows a height of approximately .032 millimeters.

Claim 11 includes the packaged semiconductor device as recited in Claim 8, further comprising an operating frequency range from DC to 10 gigahertz. By way of example and not by limitation, see Figures 1-3, 5A, 5B, 5C, 6A, 6B, 6C and 7B of US2002/0121683 and the accompanying discussion thereof at paragraphs [0018]-[0024]. Specifically, paragraph [0023] states, “the device 10 operates with good results up to 10 gigahertz.”

Claim 12 includes the packaged semiconductor device as recited in Claim 8, further comprising use in a surface mount assembly. By way of example and not by limitation, see Figures 1-3, 5A, 5B, 5C, 6A, 6B, 6C and 7B of US2002/0121683 and the accompanying discussion thereof at paragraphs [0018]-[0024]. Specifically, paragraph [0018] states, “the present invention provides a package suitable for use in housing a semiconductor device, including as part of an integrated circuit, in a surface mount assembly.”

Claim 13 includes the packaged semiconductor device as recited in Claim 8, further comprising use in an integrated circuit. By way of example and not by limitation, see Figures 1-3, 5A, 5B, 5C, 6A, 6B, 6C and 7B of US2002/0121683 and the accompanying discussion thereof at paragraphs [0018]-[0024]. Specifically, paragraph [0018] states, “the present invention provides a package suitable for use in housing a semiconductor device, including as part of an integrated circuit, in a surface mount assembly.”

Claim 14 includes the packaged semiconductor device as recited in Claim 8, further comprising use in an amplifier gain stages. By way of example and not by limitation, see Figures 1-3, 5A, 5B, 5C, 6A, 6B, 6C and 7B of US2002/0121683 and the accompanying discussion thereof at paragraphs [0018]-[0024]. Specifically, paragraph [0023] states, “the package allows for single or dual two-terminal devices (as noted below), three-terminal devices, as well as gain stages.”

Claim 15 includes the packaged semiconductor device as recited in Claim 8, further comprising metallization, including a first and second metallization strip, as the means of coupling the input terminal(s) and the output terminal(s) to the semiconductor die. By way of example and not by limitation, see Figures 1-3, 5A, 5B, 5C, 6A, 6B, 6C and 7B of US2002/0121683 and the accompanying discussion thereof at paragraphs [0018]-[0024].

Specifically, paragraph [0024] states, “the cathode 72 could comprise metallization as the means of coupling the cathode 72 to the semiconductor die 30.”

Claim 16 includes the packaged semiconductor device as recited in Claim 15, further comprising a path length from input terminal to the output terminal, of a fraction of the wavelength for which frequency the semiconductor device is designed. By way of example and not by limitation, see Figures 1-3, 5A, 5B, 5C, 6A, 6B, 6C and 7B of US2002/0121683 and the accompanying discussion thereof at paragraphs [0018]-[0024]. Specifically, paragraph [0024] states, “the bond wire 22 could have a length comprising a fraction of the wavelength for which frequency the semiconductor device 70 is designed.”

Claim 17 includes the packaged semiconductor device as recited in Claim 8, further comprising bond wires as the means of coupling the input terminal(s) and the output terminal(s) to the semiconductor die, the input terminal being coupled to a first end of a first bond wire, a second end of the first bond wire being coupled to the semiconductor die, a first end of a second bond wire being coupled to the semiconductor die, a second end of the second bond wire being coupled to the output terminal. By way of example and not by limitation, see Figures 1-3, 5A, 5B, 5C, 6A, 6B, 6C and 7B of US2002/0121683 and the accompanying discussion thereof at paragraphs [0018]-[0024]. Specifically, paragraph [0021] discloses bond wires 20 and 22. Furthermore, Figures 1-3 show the bond wires coupling the input terminal 14 and output terminal 16 to the semiconductor die 30. Figures 1-3 show input terminal 14 coupled to a first end of a first bond wire 20, a second end of the first bond wire 20 coupled to semiconductor die 30, and a first end of a second bond wire 22 being coupled to the semiconductor die 30, a second end of the second bond wire 22 being coupled to the output terminal 16.

Claim 18 includes the packaged semiconductor device as recited in Claim 17, further comprising a path length from the input terminal to the output terminal of a fraction of the wavelength for which frequency the semiconductor device is designed. By way of example and not by limitation, see Figures 1-3, 5A, 5B, 5C, 6A, 6B, 6C and 7B of US2002/0121683 and the accompanying discussion thereof at paragraphs [0018]-[0024]. Specifically, paragraph [0024] states, “the bond wire 22 could have a length comprising a fraction of the wavelength for which frequency the semiconductor device 70 is designed.”

Claim 20 includes the packaged semiconductor device as recited in Claim 1, further comprising a light emitting semiconductor as the semiconductor die. By way of example and not

by limitation, see Figures 1-3, 5A, 5B, 5C, 6A, 6B, 6C, 7A, 7B, 7C and 8 of US2002/0121683 and the accompanying discussion thereof at paragraphs [0018]-[0025]. Specifically, paragraph [0024] states, “FIGS. 7A, 7B, and 7C illustrate a second embodiment of the present invention for use with two lead devices, including optoelectronic devices such as light emitting diodes.”

Claim 21 includes the packaged semiconductor device as recited in Claim 20, further comprising a light emitting diode as the light emitting semiconductor. By way of example and not by limitation, see Figures 1-3, 5A, 5B, 5C, 6A, 6B, 6C, 7B and 8 of US2002/0121683 and the accompanying discussion thereof at paragraphs [0018]-[0025]. Specifically, paragraph [0024] states, “FIGS. 7A, 7B, and 7C illustrate a second embodiment of the present invention for use with two lead devices, including optoelectronic devices such as light emitting diodes.”

Claim 22 includes the packaged semiconductor device as recited in Claim 20, further comprising a substantially clear epoxy material as the encapsulant. By way of example and not by limitation, see Figures 1-3, 5A, 5B, 5C, 6A, 6B, 6C, 7B and 8 of US2002/0121683 and the accompanying discussion thereof at paragraphs [0018]-[0025]. Specifically, paragraph [0024] states, “then encapsulant material 12 is made of a substantially clear epoxy material...”

Claim 23 includes the packaged semiconductor device as recited in Claim 20, further comprising a cathode and an anode as the plurality of leads. By way of example and not by limitation, see Figures 1-3, 5A, 5B, 5C, 6A, 6B, 6C, 7A, 7B, 7C, 8A, 8B, and 8C of US2002/0121683 and the accompanying discussion thereof at paragraphs [0018]-[0025]. Specifically, anode is designated as anode 71 and cathode is designated as cathode 72 in paragraphs [0024] and [0025] and in Figures 7A, 7B, 7C, 8A, 8B, and 8C.

Claim 24 includes the packaged semiconductor device as recited in Claim 23, further comprising the positioning of the cathode and the anode opposite to each other. By way of example and not by limitation, see Figures 1-3, 5A, 5B, 5C, 6A, 6B, 6C, 7B and 8 of US2002/0121683 and the accompanying discussion thereof at paragraphs [0018]-[0025]. Specifically, paragraph [0024] states, “as can be seen in Fig. 7B, the anode 71 and the cathode 72 are positioned opposite to each other...”

Claim 25 includes the packaged semiconductor device as recited in Claim 24, further comprising an encapsulant with a substantially hexagonal structure around the cathode and the anode essentially at right angles with respect to the substrate. By way of example and not by limitation, see Figures 1-3, 5A, 5B, 5C, 6A, 6B, 6C, 7B and 8 of US2002/0121683 and the

accompanying discussion thereof at paragraphs [0018]-[0025]. Specifically, paragraph [0024] states, “the substantially clear encapsulant material 12 has taken the form of a hexagonal structure.”

Claim 26 includes the packaged semiconductor device as recited in Claim 23, further comprising a portion of a conductive lead-frame as the cathode. By way of example and not by limitation, see Figures 1-3, 5A, 5B, 5C, 6A, 6B, 6C, 7B and 8 of US2002/0121683 and the accompanying discussion thereof at paragraphs [0018]-[0025]. Specifically, paragraph [0024] states, “further, as can be seen in FIG. 7B, the anode 71 and the cathode 72 are positioned opposite to each other, with the cathode 72 further comprising a portion of a conductive lead-frame.”

Claim 27 includes the packaged semiconductor device as recited in Claim 23, further comprising a shaped end surface of the cathode operable to minimize parasitic capacitance. By way of example and not by limitation, see Figures 1-3, 5A, 5B, 5C, 6A, 6B, 6C, 7B and 8 of US2002/0121683 and the accompanying discussion thereof at paragraphs [0018]-[0025]. Specifically, paragraph [0025] states, “the cathode 72 has a shaped end surface operable to minimize parasitic capacitance.”

Claim 28 includes the packaged semiconductor device as recited in Claim 27, further comprising a rounded shape on the end surface of the cathode. By way of example and not by limitation, see Figures 1-3, 5A, 5B, 5C, 6A, 6B, 6C, 7B and 8 of US2002/0121683 and the accompanying discussion thereof at paragraphs [0018]-[0025]. Specifically, paragraph [0025] states, “the cathode 72 has a shaped end surface operable to minimize parasitic capacitance.”

Claim 29 includes the packaged semiconductor device as recited in Claim 23, further comprising metallization as the cathode coupling means to the semiconductor die. By way of example and not by limitation, see Figures 1-3, 5A, 5B, 5C, 6A, 6B, 6C, 7B and 8 of US2002/0121683 and the accompanying discussion thereof at paragraphs [0018]-[0025]. Specifically, paragraph [0024] states, “the cathode 72 could comprise metallization as the means of coupling the cathode 72 to the semiconductor die 30.”

Claim 30 includes the packaged semiconductor device as recited in Claim 23, further comprising a bond wire as the means of coupling the cathode to the semiconductor die, a first end of the bond wire being coupled to the cathode and a second end of the bond wire being coupled to the semiconductor die. By way of example and not by limitation, see Figures 1-3,

5A, 5B, 5C, 6A, 6B, 6C, 7B and 8 of US2002/0121683 and the accompanying discussion thereof at paragraphs [0018]-[0025]. Specifically, paragraph [0025] states, “a bond wire 22 couples the cathode 72 to the semiconductor die 30.” Furthermore, Figures 7A, 7B, and 7C show a first end of bond wire 22 coupled to cathode 72 and a second end of the bond wire 22 coupled to the semiconductor die 30.

Claim 31 includes the packaged semiconductor device as recited in Claim 23, further comprising a portion of a conductive lead-frame as the anode. By way of example and not by limitation, see Figures 1-3, 5A, 5B, 5C, 6A, 6B, 6C, 7B and 8B of US2002/0121683 and the accompanying discussion thereof at paragraphs [0018]-[0025]. Specifically, paragraph [0025] states, “as distinguished from Fig. 7B, in Fig. 8B, the anode 71 comprises a portion of a conductive lead-frame.”

Claim 32 includes the packaged semiconductor device as recited in Claim 23, further comprising a shaped end surface of the anode operable to minimize parasitic capacitance. By way of example and not by limitation, see Figures 1-3, 5A, 5B, 5C, 6A, 6B, 6C, 7B and 8 of US2002/0121683 and the accompanying discussion thereof at paragraphs [0018]-[0025]. Specifically, paragraph [0024] states, “the anode 71 has a shaped end surface operable to minimize parasitic capacitance.”

Claim 33 includes the packaged semiconductor device as recited in Claim 32, further comprising a rounded shape on the end surface of the anode. By way of example and not by limitation, see Figures 1-3, 5A, 5B, 5C, 6A, 6B, 6C, 7B and 8 of US2002/0121683 and the accompanying discussion thereof at paragraphs [0018]-[0025]. Specifically, paragraph [0024] states, “the anode 71 has a shaped end surface operable to minimize parasitic capacitance.”

Claim 34 includes the packaged semiconductor device as recited in Claim 23, further comprising metallization as the anode coupling means to the semiconductor die. By way of example and not by limitation, see Figures 1-3, 5A, 5B, 5C, 6A, 6B, 6C, 7B and 8 of US2002/0121683 and the accompanying discussion thereof at paragraphs [0018]-[0025]. Specifically, paragraph [0025] states, “the anode 71 could comprise metallization as the means of coupling the anode 71 to the semiconductor die 30.”

Claim 35 includes the packaged semiconductor device as recited in Claim 23, further comprising a bond wire as the means of coupling the anode to the semiconductor die, a first end of the bond wire being coupled to the anode and a second end of the bond wire being coupled to

the semiconductor die. By way of example and not by limitation, see Figures 1-3, 5A, 5B, 5C, 6A, 6B, 6C, 7B, 8A, 8B and 8C of US2002/0121683 and the accompanying discussion thereof at paragraphs [0018]-[0025]. Specifically, paragraph [0024] states, “a bond wire 22 couples the anode 71 to the semiconductor die 30.” Furthermore, Figures 8A, 8B, and 8C show a first end of bond wire 22 coupled to anode 71 and a second end of the bond wire 22 coupled to the semiconductor die 30.

Claim 37 includes the packaged semiconductor device as recited in Claim 20, further comprising being adapted for use in an integrated circuit. By way of example and not by limitation, see Figures 1-3, 5A, 5B, 5C, 6A, 6B, 6C, 7B and 8 of US2002/0121683 and the accompanying discussion thereof at paragraphs [0018]-[0025]. Specifically, paragraphs [0024] and [0025] state, “the packaged semiconductor device 10 can be adapted for use in an integrated circuit and for use in a surface mount assembly.”

Claim 38 includes the packaged semiconductor device as recited in Claim 20, further comprising being adapted for use in a surface mount assembly. By way of example and not by limitation, see Figures 1-3, 5A, 5B, 5C, 6A, 6B, 6C, 7B and 8 of US2002/0121683 and the accompanying discussion thereof at paragraphs [0018]-[0025]. Specifically, paragraphs [0024] and [0025] state, “the packaged semiconductor device 10 can be adapted for use in an integrated circuit and for use in a surface mount assembly.”

Claim 39 includes the packaged semiconductor device as recited in Claim 20, having length and width dimensions of approximately .079 millimeters and .050 millimeters, respectively, and a height dimension of approximately .032 millimeters. By way of example and not by limitation, see Figures 1-3, 5A, 5B, 5C, 6A, 6B, 6C, 7A, 7B, 7C, 7D, 8A, 8B, and 8C of US2002/0121683 and the accompanying discussion thereof at paragraphs [0018]-[0025]. Specifically, Figures 7B, 7C, 8A, and 8B show a length and width of approximately .079 millimeters and .065 millimeters. Figures 7D and 8C shows a height of approximately .032 millimeters.

Claim 40 includes a packaged semiconductor device, comprising a light emitting semiconductor, a substrate, a terminal, and an encapsulant material. The light emitting semiconductor is disposed in the substrate, and a means for coupling the terminal to the light emitting semiconductor is provided. The terminal further comprising a terminal shaped end configured to minimize parasite capacitance over a predetermined frequency range. A

substantially clear encapsulant encapsulates the light emitting semiconductor, the encapsulant material acting as a thermal shunt to ground operable to decrease thermal capacitance and thermal resistance. By way of example and not by limitation, see Figures 1-3, 5A, 5B, 5C, 6A, 6B, 6C, 7A, 7B, 7C, 8A, and 8B of US2002/0121683 and the accompanying discussion thereof at paragraphs [0018]-[0025]. Specifically, the light emitting semiconductor is designated as semiconductor die 30 in paragraphs [0024]-[0025]. The substrate is designated cathode 72 in paragraphs [0024]-[0025] and in Figures 7A, 7B, 8A, and 8B. The terminal is designated as anode 71 in paragraphs [0024]-[0025] and in Figures 7A, 7B, 8A, and 8B. The encapsulant material is designated as encapsulant material 12 in paragraphs [0024]-[0025] and Figures 7A and 8A. Figure 7A shows semiconductor die 30 being disposed in cathode 72. Paragraph [0024] states, “as seen in FIG. 7B, a bond wire 22 couples the anode 71 to the semiconductor die 30.” Paragraph [0024] states, “the anode 71 has a shaped end surface operable to minimize parasitic capacitance.”

Claim 41 includes the packaged semiconductor device as recited in Claim 40, adapted for use in a surface mount assembly. By way of example and not by limitation, see Figures 1-3, 5A, 5B, 5C, 6A, 6B, 6C, 7B and 8 of US2002/0121683 and the accompanying discussion thereof at paragraphs [0018]-[0025]. Specifically, paragraphs [0024] and [0025] state, “the packaged semiconductor device 10 is adapted for use in an integrated circuit and is advantageously suited for use in a surface mount assembly.”

Claim 42 includes a packaged semiconductor device, comprising a semiconductor die, a substrate and a plurality of leads, wherein at least one said lead has a shaped end configured to minimize parasitic capacitance over a predetermined frequency range. The semiconductor die is disposed on the substrate. A coupling means extends from the plurality of leads to the semiconductor die for providing low capacitance electrical connections which supports device functionality. An encapsulation material surrounds the semiconductor die, plurality of leads and coupling means, the encapsulation material making contact with the substrate operable to allow direct dissipation shunting to thermal ground, the encapsulation material having a consistent dielectric constant over the predetermined frequency range. By way of example and not by limitation, see Figures 1-3, 5A, 5B, 5C, 6A, 6B, 6C, 7B and 8 of US2002/0121683 and the accompanying discussion thereof at paragraphs [0018]-[0025]. Specifically, the semiconductor die is designated device 30 in paragraphs [0018]-[0021] and Figures 1-3, and specifically as die

in paragraph [0023]. The substrate is designated ground terminal 18 in paragraphs [0018]-[0020] and Figures 1-3. The plurality of leads are designated as input terminal 14, output terminal 16, and ground terminal 18 in paragraphs [0018]-[0021] and Figures 1-3. The encapsulant is designated as encapsulant material 12 in paragraphs [0018]-[0020] and Figures 1-3. Figures 1-4 show semiconductor die 30 being disposed on the substrate ground terminal 18 and show a coupling means extending from the plurality of leads to the semiconductor die 30. Figures 1-4 shows the semiconductor die 30 being disposed on ground terminal 18. Paragraph [0018] states, “a first embodiment of the package 10 is arranged so that bond wires 20 and 22 extend from terminals 14 and 16, respectively, and are attached to a semiconductor device 30...” Paragraph [0019] states, “as illustrated in FIG. 1, the encapsulant material 12 has taken the form of a hexagonal structure that allows the use of the ground terminal 18 as a shunt comprising the surface where the device 30 is mounted. This surface wraps around the ground terminal 18 essentially at right angles and reaches down to the bottom surface, greatly enhancing the thermal path to the ground.”

Claim 43 includes the packaged semiconductor device as recited in Claim 42, adapted for use in a surface mount assembly. By way of example and not by limitation, see Figures 1-3, 5A, 5B, 5C, 6A, 6B, 6C, 7B and 8 of US2002/0121683 and the accompanying discussion thereof at paragraphs [0018]-[0025]. Specifically, paragraph [0018] states, “the present invention provides a package suitable for use in housing a semiconductor device, including as part of an integrated circuit, in a surface mount assembly.”

**VI GROUNDS OF REJECTION TO BE REVIEWED UPON APPEAL**  
**(37 C.F.R. §41.37(c)(6))**

1. Whether the Examiner has failed to properly consider Claims 10 and 39 for failing to comply with the definiteness requirement.
2. Whether the Examiner has failed to properly construe the Claims.
3. Whether claims 1-8, 12, 13, 15-18 and 42-43 are anticipated by Nakayama.
4. Whether Claims 1-4, 8-9, 12-13, 15, 17 and 42-43 are anticipated by or obvious in view of Crowley.
5. Whether Claims 10-11, 14 and 39 are unpatentable over Nakayama or Crowley.
6. Whether Claims 20-27, 29-32, 34-35, 37-38 and 40-41 are unpatentable over Nakayama in view of Ishinaga.
7. Whether Claims 20-24, 26-35, 37-38 and 40-41 are unpatentable over Crowley in view of Ishinaga.
8. Whether Claim 9 is unpatentable over Nakayama in view of Crowley.
9. Whether Claims 28 and 33 are unpatentable over Nakayama in view of Ishinaga and further in view of Crowley.

## **VII ARGUMENTS (37 C.F.R. 41.37(c)(7))**

Applicants note that this Maintained Appeal is from a second non-final office action mailed July 24, 2008 in response to a second Appeal Brief previously filed on February 1, 2008 and basically from a first non-final Office Action mailed May 5, 2007 in Response to a First Appeal brief filed January 25, 2007.

Applicant has not amended the claims since the Final Office Action issued July 25, 2006, yet the Examiner has now generated two slightly different non-final Office Actions based on the same prior art. The established inability of the Examiner to find any art that discloses the claim limitations demonstrates that the rejection of the claims should be **REVERSED**.

### **1. The Examiner has Failed to Properly Consider the Specification in Rejecting Claims 10 and 39 for Failing to Comply with the Written Description Requirement.**

Claims 10 and 39 stand rejected under 35 U.S.C. 112 second paragraph as failing to comply with the definiteness requirement. Applicant traverses this rejection and submits the claims as written are clear and definite. Accordingly, the rejection of claims 10 and 39 must be **REVERSED**.

### **2. The Examiner has failed to properly construe all claims, and particularly Claim 40.**

The construction of the claims adopted by the Examiner is incorrect, and is used to improperly reject the claims. Claim construction is a question of law, and is reviewed *de novo*. *Markman v. Westview*, 52 F. 3d 967, 34 USPQ2d 1321 (Fed. Cir. 1995), *aff'd* 116 S.Ct. 1384 (1996). The Appellants request that the Board pay careful attention to the numerous claim construction issues discussed below, several of which are addressed in this section.

In response to the rejection of claim 40, an amendment was presented in a Response to the Final Office Action to provide antecedent basis for the term "the terminal shaped end," although the scope and meaning of the claim is apparent from the claim as presented. The Examiner refused to enter the proposed amendment, stating that the "extensive changes to the claim 40 would require search and reconsideration of the proposed amended claim." In light of the fact that the Examiner's response to the previously filed Appeal Brief was to issue a new

non-final office action citing *the identical art* previously cited against the claims, this assertion by the Examiner is simply incredulous. It is clear that providing antecedent basis for the term “the terminal shaped end” in the manner proposed by the Applicants was not an “extensive” change and would not require any additional search. The Applicants request entry of the proposed claim amendment, after which the rejection of claim 40 should be **REVERSED**.

**3. Claims 1-8, 12, 13, 15-18 and 42-43 are not anticipated by or obvious in view of Nakayama, as it fails to disclose each element of the claimed invention.**

Claim 1 includes a “packaged semiconductor device, comprising: a semiconductor die; a substrate with the semiconductor die disposed therein; a plurality of leads coupled to the semiconductor die, wherein at least one said lead has a shaped end proximate the substrate and configured to minimize parasitic capacitance over a predetermined frequency range; an encapsulant enclosing the semiconductor die and plurality of leads, the encapsulant having a consistant dielectric constant over the predetermined frequency range; and the encapsulant operable to shunt thermal capacitance and thermal resistance away from the semiconductor die.” (Emphasis added). Nakayama fails to disclose at least a lead having a shaped end to minimize parasitic capacitance over a predetermined frequency range and an encapsulant having a consistent dielectric constant over a predetermined frequency range, which are disclosed in the specification of the pending application as described above. For example, Nakayama does not even contain the terms “dielectric,” “capacitance,” “minimize,” or “frequency range.” The Examiner asserts that leads 15 of Nakayama are “inherently configured to minimize parasitic capacitance,” noting this time (in response to the Examiner’s failure to do so previously) that the leads are smaller than the substrate, such that the capacitance is smaller compared to leads that have the equal or greater size of the substrate.

In order for inherency to provide a basis for rejection, the fact that a certain result or characteristic may occur or be present in the prior art is not sufficient to establish the inherency of that result or characteristic. *In re Rijckaert*, 9 F.3d 1531, 1534, 28 USPQ2d 1955, 1957 (Fed. Cir. 1993) (reversed rejection because inherency was based on what would result due to optimization of conditions, not what was necessarily present in the prior art); *In re Oelrich*, 666 F.2d 578, 581-82, 212 USPQ 323, 326 (CCPA 1981). "To establish inherency, the extrinsic evidence 'must make clear that the missing descriptive matter is necessarily present in the thing

described in the reference, and that it would be so recognized by persons of ordinary skill. Inherency, however, may not be established by probabilities or possibilities. The mere fact that a certain thing may result from a given set of circumstances is not sufficient.'

"In relying upon the theory of inherency, the examiner must provide a basis in fact and/or technical reasoning to reasonably support the determination that the allegedly inherent characteristic necessarily flows from the teachings of the applied prior art." *Ex parte Levy*, 17 USPQ2d 1461, 1464 (Bd. Pat. App. & Inter. 1990) (emphasis in original) (Applicant's invention was directed to a biaxially oriented, flexible dilation catheter balloon (a tube which expands upon inflation) used, for example, in clearing the blood vessels of heart patients). The examiner applied a U.S. patent to Schjeldahl which disclosed injection molding a tubular preform and then injecting air into the preform to expand it against a mold (blow molding). The reference did not directly state that the end product balloon was biaxially oriented. It did disclose that the balloon was "formed from a thin flexible inelastic, high tensile strength, biaxially oriented synthetic plastic material." *Id.* at 1462 (emphasis in original). The examiner argued that Schjeldahl's balloon was inherently biaxially oriented. The Board reversed on the basis that the examiner did not provide objective evidence or cogent technical reasoning to support the conclusion of inherency.).

This time around, the Examiner has attempted to provide a basis in fact and/or technical reasoning to reasonably support the determination that the allegedly inherent characteristic necessarily flows from the teachings of the applied prior art – the leads are not as large or larger than the substrate. However, the claim limitation at issue is not the *size* of the leads, but the *shaped end*. A review of the leads 15 of Nakayama reveals that they are all rectangular, with sharp corners. As taught in the specification of the pending application at paragraph [0024], the "anode 71 has a shaped end surface operable to minimize parasitic capacitance." That shaped end surface noticeably contains no sharp corners. Thus, the attempt by the Examiner to provide a basis in fact and/or technical reasoning to reasonably support the determination that the allegedly inherent characteristic necessarily flows from the teachings of Nakayama is flawed, as it fails to address the claim element, namely, the shaped end. Indeed, the reason for this failure is clear - he is unable to do so, as it is well-known that sharp corners increase the electric field gradient and thus the parasitic capacitance. While Nakayama discusses reduction of parasitic inductance, there is no discussion whatsoever of parasitic capacitance (in this regard, Applicants

correct a typographical error in the Appeal Brief filed January 25, 2007, in which it was stated that Nakayama discusses reduction of parasitic capacitance – there is no such discussion, and a review of Nakayama reveals that only parasitic inductance is discussed).

In regards to the claim limitation “the encapsulant having a consistant dielectric constant over the predetermined frequency range,” the Examiner makes a passing attempt to address that limitation this time (he did not do so previously) by again relying on inherency, obviously as a result of the issue of this limitation being absent from Nakayama being raised by Appellant in the Appeal Brief filed January 25, 2007. A more obvious use of the teachings of the claimed invention (or more appropriately, the teachings of the Applicant’s counsel, in this case) can not be imagined. Nakayama does not discuss or even mention the dielectric constant of the molding resin 17, and the Examiner’s hindsight attempt to assert inherency fails to provide any basis in fact and/or technical reasoning to reasonably support the determination that a second allegedly inherent characteristics necessarily flows from the teachings of Nakayama. The Examiner’s inherency argument is essentially that resin materials have dielectric properties, so it would be inherent from them to have the claimed dielectric properties. However, dielectric materials also have dielectric properties other than the claimed dielectric properties (i.e., dielectric constants that vary over a frequency range), so inherency fails as a matter of law, as the allegedly inherent characteristic does not necessarily flow from the teachings of the applied prior art. The use of inherency to prove multiple claim limitations is highly suspect, particularly where the Examiner has done so simply in regards to prior arguments that the claim elements are missing from the cited references, and where the Examiner is unable to identify any support in the reference for the claim for inherency, or worse, identifies support in the reference that teaches away from any inherency. The rejection of claim 1 must be **REVERSED**.

Claims 2, 3, 4, 5, 6, 7, 11 and 14 are allowable at least for the reason that they depend from an allowable base claim, and the rejection of these claims must be **REVERSED**.

Claim 8 includes “the packaged semiconductor device as recited in Claim 3, further comprising an end surface of the input terminal(s) being positioned adjacent and parallel to the side surface of the I/O common terminal, and an end surface of the output terminal(s) being positioned adjacent and parallel to the opposing side surface of the I/O common terminal, said end surfaces being shaped so as to minimize parasitic capacitance.” (Emphasis added). In addition to the exemplary embodiment of anode 71 of the pending application discussed above,

the specification discloses at paragraph [0021] that since “the bond wires 20 and 22 are kept short, package performance from one device to another is more consistent compared to SOT 23 and SOD 323 type packages. Also, since the parasitic capacitance is a function of dielectric constant of the encapsulant material 12, its performance is further improved and more predictable. The input and output terminals 14 and 16 are not parallel to each other, therefore avoiding parallel conductive surfaces which could create unwanted parasitics. Also, the input 14 and output 16 terminals have a rounded portion 24 and 26 which allow the length of the bond wires 20, 22 to be relatively short and further improves the performance of the device 10.” In addition to terminal designs that avoid all sharp edges to minimize parasitic capacitance, additional exemplary embodiments are disclosed that minimize parasitic capacitance and which are not present in Nakayama. In regards to claim 8, the Examiner does not rely on inherency and asserts that such features are shown in Figures 1A-1C of Nakayama, but a cursory review of the differences between the rectangular leads 15 of Nakayama shows that they do not incorporate any of the features disclosed in the specification that are utilized to minimize parasitic capacitance, which are equally applicable to claims 1 and 8. As such, the rejection of claim 8 must be **REVERSED**.

In regards to claims 12, 13, 15 and 17, these claims are allowable at least for the reason that they depend from an allowable base claim, and the rejection of these claims must be **REVERSED**.

Claim 16 includes the “packaged semiconductor device as recited in Claim 15, further comprising a path length from input terminal to the output terminal, of a fraction of the wavelength for which frequency the semiconductor device is designed.” (Emphasis added). Likewise, claim 18 includes the “packaged semiconductor device as recited in Claim 17, further comprising a path length from the input terminal to the output terminal of a fraction of the wavelength for which frequency the semiconductor device is designed.” (Emphasis added). The Examiner asserts that this is disclosed at col. 11, lines 12-15 of Nakayama, which state in full that “Consequently, the radio frequency integrated circuit incorporated in the semiconductor chip 11 can be operated stably over a wide frequency region ranging from DC to radio frequency without receiving any thermal damage.” As the wavelength of Nakayama is not specified, it fails to disclose the claim limitation of a “path length from input terminal to the output terminal, of a fraction of the wavelength for which frequency the semiconductor device is designed.” In fact,

Nakayama discloses no dimensions for the subject path length, only that parasitic inductance is reduced so as to allow operation over a wide frequency range without thermal damage. Such inductance-related losses from operation over a wide frequency range would not be present in a device operating at a fixed frequency of operation. Likewise, nothing in Nakayama indicates that the frequency of operation should be limited so as to limit a path length from input terminal to the output terminal to a fraction of the wavelength for which frequency the semiconductor device is designed. As such, the rejection of claims 16 and 18 must be **REVERSED**.

Claim 42 includes a “packaged semiconductor device, comprising: a semiconductor die, a substrate and a plurality of leads, wherein at least one said lead has a shaped end configured to minimize parasitic capacitance over a predetermined frequency range; the semiconductor die being disposed on the substrate; a coupling means extending from the plurality of leads to the semiconductor die for providing low capacitance electrical connections which supports device functionality; and an encapsulation material surrounding the semiconductor die, plurality of leads and coupling means, the encapsulation material making contact with the substrate operable to allow direct dissipation shunting to thermal ground, the encapsulation material having a consistent dielectric constant over the predetermined frequency range.” (Emphasis added). As discussed above, the structure disclosed in the specification includes that the path length from input terminal to the output terminal is a fraction of the wavelength for which frequency the semiconductor device is designed. The Examiner fails to address this structural limitation or to construe the claim element under 35 U.S.C. 112(6), and as such, must be **REVERSED**.

Claim 43 is allowable at least for the reason that it depends from an allowable base claim, and the rejection of claim 43 must be **REVERSED**.

**4. Claims 1-4, 8-9, 12-13, 15, 17 and 42-43 are not anticipated by Crowley, because Crowley fails to disclose each element of the claimed inventions.**

In apparent recognition of the improper rejection of claims 1-4, 8 12-13, 15, 17 and 42-43 over Nakayama, the Examiner now asserts that Crowley anticipates these claims, in addition to claim 9. However, Crowley is even less applicable to 1-4, 8-9, 12-13, 15, 17 and 42-43 than Nakayama, as discussed below. Merely repeating an improper grounds for rejection over prior art previously of record fails to magically transform the improper rejection into a proper one.

Claim 1 includes a “packaged semiconductor device, comprising: a semiconductor die; a substrate with the semiconductor die disposed therein; a plurality of leads coupled to the semiconductor die, wherein at least one said lead has a shaped end proximate the substrate and configured to minimize parasitic capacitance over a predetermined frequency range; an encapsulant enclosing the semiconductor die and plurality of leads, the encapsulant having a consistant dielectric constant over the predetermined frequency range; and the encapsulant operable to shunt thermal capacitance and thermal resistance away from the semiconductor die.” (Emphasis added). Crowley fails to disclose at least a lead having a shaped end to minimize parasitic capacitance over a predetermined frequency range and an encapsulant having a consistent dielectric constant over a predetermined frequency range, which are disclosed in the specification of the pending application as described above. For example, Crowley, like Nakayama, does not even contain the terms “dielectric,” “capacitance,” or “frequency” (it does contain the term “minimize,” but only in regards to minimizing the influence of moisture). The Examiner asserts that leads 38 of Crowley are “inherently configured to minimize parasitic capacitance,” this time relying on the disclosure in Crowley that the leads are thinner at the end. As noted, the fact that a certain result or characteristic may occur or be present in the prior art is not sufficient to establish the inherency of that result or characteristic. The examiner must provide a basis in fact and/or technical reasoning to reasonably support the determination that the allegedly inherent characteristic necessarily flows from the teachings of the applied prior art.

In this case, the Examiner’s attempt to provide a basis in fact and/or technical reasoning to reasonably support the determination that the allegedly inherent characteristic necessarily flows from the teachings of the applied prior art fails. A review of the leads 38 of Crowley reveals why – the leads 38 of Crowley are all rectangular, with sharp corners, albeit as shown in some drawings, they do not have as many sharp corners as the leads of Nakayama. As taught in the specification of the pending application at paragraph [0024], the “anode 71 has a shaped end surface operable to minimize parasitic capacitance.” That shaped end surface noticeably contains no sharp corners, plus additional shaping to minimize parasitic capacitance that is simply not disclosed in Crowley. There is no indication that the two apparently slightly-rounded corners Crowley are anything other than a draftsman’s choice, and it is clear from Crowley at col. 5, lines 42-63, that the shape of leads 38 of Crowley are selected for reasons other than to minimize parasitic capacitance, namely, to minimize the effect of moisture:

Along the perimeter of the chip paddle 36, a plurality of leads 38 are arranged at regular intervals. Leads 38 are as thick as the chip paddle 36 so that the upper surface of the lead 38 and the upper surface of the chip paddle 36 are in the same plane while the bottom surface of the lead 38 and the bottom surface of the chip paddle 36 are in the same plane. At an end facing the chip paddle 36, each of the leads 38 has a lead etched part 40 that is thinner than the lead 38 itself. Likewise, *a lower side area of the chip paddle 36 is etched to the extent that the resulting paddle etched part 42 amounts to 10-90% of the total area of the chip paddle 36, which results in an improvement in the locking strength to a package body 44 and the fluidity of an encapsulation material during the encapsulation step and minimizing the influence of moisture on the semiconductor package 30.* The influence of moisture is minimized by lengthening the passage through which moisture permeates the semiconductor package 30. An electrical connection is formed between the bond pads 34 of the semiconductor chip 32 and the leads 38 through conductive wires 46. Conductive wires 46 are preferably made of gold or aluminum, although other materials may be used.

(Emphasis added). Thus, the Examiner has not only failed to provide any basis in fact and/or technical reasoning to reasonably support the determination that the allegedly inherent characteristic necessarily flows from the teachings of Crowley, he is unable to do so, as it is well-known that sharp corners increase the electric field gradient and thus the parasitic capacitance. While Crowley discusses shaping of leads, it is shaping to minimize moisture. Because the shape of the leads in Crowley is based on a purpose of minimizing the influence of moisture, any influence on parasitic capacitance would be accidental at best, and would almost certainly *increase* parasitic capacitances, because the lead shapes are not intentionally designed to minimize parasitic capacitance, such as those shown in the pending application.

In regards to the claim limitation “the encapsulant having a consistent dielectric constant over the predetermined frequency range,” the Examiner relies on the same flawed basis as provided for Nakayama – the encapsulant of Crowley is more likely to have dielectric properties that are not constant over a predetermined frequency range, as they are being selected to minimize the effects of moisture, not to provide a consistent dielectric constant. Accordingly, as the Examiner has failed to provide any legitimate basis in fact and/or technical reasoning to reasonably support the determination that the one of the allegedly inherent characteristics necessarily flows from the teachings of Crowley, the rejection of claim 1 must be **REVERSED**.

Claims 2, 3 and 4 are allowable at least for the reason that they depend from an allowable base claim, and the rejection of these claims must be **REVERSED**.

Claim 8 includes “the packaged semiconductor device as recited in Claim 3, further comprising an end surface of the input terminal(s) being positioned adjacent and parallel to the side surface of the I/O common terminal, and an end surface of the output terminal(s) being positioned adjacent and parallel to the opposing side surface of the I/O common terminal, said end surfaces being shaped so as to minimize parasitic capacitance.<sup>1</sup>” (Emphasis added). In addition to the exemplary embodiment of anode 71 of the pending application discussed above, the specification discloses at paragraph [0021] that since “the bond wires 20 and 22 are kept short, package performance from one device to another is more consistent compared to SOT 23 and SOD 323 type packages. Also, since the parasitic capacitance is a function of dielectric constant of the encapsulant material 12, its performance is further improved and more predictable. The input and output terminals 14 and 16 are not parallel to each other, therefore avoiding parallel conductive surfaces which could create unwanted parasitics. Also, the input 14 and output 16 terminals have a rounded portion 24 and 26 which allow the length of the bond wires 20, 22 to be relatively short and further improves the performance of the device 10.” In addition to terminal designs that avoid all sharp edges to minimize parasitic capacitance, additional exemplary embodiments are disclosed that minimize parasitic capacitance and which are not present in Crowley. In regards to claim 8, the Examiner does not rely on inherency and asserts that such features are shown in Fig. 7 of Crowley, but a cursory review of the differences between the rectangular leads 38 of Crowley shows that they do not incorporate any of the features disclosed in the specification that are utilized to minimize parasitic capacitance, which are equally applicable to claims 1 and 8. As such, the rejection of claim 8 must be **REVERSED**.

Claim 9 includes the “packaged semiconductor device as recited in Claim 1, wherein the configured lead has a rounded shape expanding outward toward the substrate.” The Examiner cites to Fig. 4 of Crowley, but as previously discussed, that figure merely shows several rounded edges that are most likely a result of a draftsman’s choice. No “rounded shape expanding outward toward the substrate,” such as that shown in Fig. 7B of the pending application, is present. Instead, the edge facing the substrate in all drawings of Crowley is a flat edge. As such, the rejection of claim 9 must be **REVERSED**.

In regards to claims 12, 13, 15 and 17, these claims are allowable at least for the reason that they depend from an allowable base claim, and the rejection of these claims must be **REVERSED**.

Claim 42 includes a “packaged semiconductor device, comprising: a semiconductor die, a substrate and a plurality of leads, wherein at least one said lead has a shaped end configured to minimize parasitic capacitance over a predetermined frequency range; the semiconductor die being disposed on the substrate; a coupling means extending from the plurality of leads to the semiconductor die for providing low capacitance electrical connections which supports device functionality; and an encapsulation material surrounding the semiconductor die, plurality of leads and coupling means, the encapsulation material making contact with the substrate operable to allow direct dissipation shunting to thermal ground, the encapsulation material having a consistent dielectric constant over the predetermined frequency range.” (Emphasis added). As discussed above, the structure disclosed in the specification includes that the path length from input terminal to the output terminal is a fraction of the wavelength for which frequency the semiconductor device is designed. The Examiner fails to address this structural limitation or to construe the claim element under 35 U.S.C. 112(6), and as such, must be **REVERSED**.

Claim 43 is allowable at least for the reason that it depends from an allowable base claim, and the rejection of claim 43 must be **REVERSED**.

**5. Claims 10-11, 14 and 39 are not unpatentable over Nakayama or Crowley, as neither reference discloses each element of the claims.**

Claims 10-11, 14 and 39 are allowable at least for the reasons that the claims depend from an allowable base claim. Furthermore, the Examiner admits that neither Nakayama or Crowley disclose the elements of claims 10-11 14 and 39, thus rendering their rejection under 35 U.S.C. 103(a) improper as a matter of law, as a *prima facia* basis for the rejection of the claims does not exist where a reference or references do not disclose all claim elements. Accordingly, the rejection of claims 11 and 14 must be **REVERSED**.

**6. Claims 20-27, 29-32, 34-35, 37-38 and 40-41 are not unpatentable over Nakayama in view of Ishinaga, because they fail to disclose each element of the claimed inventions.**

The Examiner rejects claims 20-27, 29-32, 34-35, 37-38 and 40-41 over Nakayama in view of Ishinaga using improper hindsight – since Nakayama fails to disclose a light emitting semiconductor, the Examiner used claims 20-27, 29-32, 34-35, 37-38 and 40-41 as a roadmap for selecting a reference that discloses a light-emitting semiconductor, Ishinaga. However, this combination actually weakens the Examiner’s rejection of these and the other claims. Ishinaga, like Nakayama, fails to even mention the dielectric constant of the encapsulant, much less that it should be consistent over a predetermined frequency range. One would expect that out of the thousands of patents that disclose a light-emitting semiconductor, the Examiner could find at least one that addresses the dielectric constant of the encapsulant, but apparently none exist. The Examiner has even had the opportunity to do a new search in issuing a new non-final office action, yet no reference disclosing this limitation could be found, making it highly unlikely that the claimed limitation is inherent in any of the prior art.

Furthermore, claims 20-27, 29-32, 34-35, 37-38 and 40-41 include more than just the combination of a light-emitting semiconductor with the the packaged semiconductor device as recited in Claim 1. For example, claim 22 includes the packaged semiconductor device as recited in Claim 20, further comprising a substantially clear epoxy material as the encapsulant. Hence, not only must the encapsulant have a consistent dielectric constant over the predetermined frequency range, it must also be substantially clear. The failure of either Nakayama or Ishinaga to disclose an encapsulant having a consistent dielectric constant over the predetermined frequency range, much less the effect that the color of the encapsulant must be taken into consideration, makes it clear that the rejection of claim 22 must be REVERSED.

Likewise, claim 40 includes “a packaged semiconductor device, comprising: a light emitting semiconductor, a substrate, a terminal, and an encapsulant material; the light emitting semiconductor being disposed in the substrate; a means coupling the terminal to the light emitting semiconductor; the terminal further comprising a terminal shaped end configured to minimize parasite capacitance over a predetermined frequency range; a substantially clear encapsulant for encapsulating the light emitting semiconductor, the encapsulant material acting as a thermal shunt to ground operable to decrease thermal capacitance and thermal resistance.” (Emphasis added). The Examiner has failed to address the means-plus-function limitation of claim 40 under 35 U.S.C. 112(6) and the structural limitations disclosed in the specification and

described above that are not present and for which there is no equivalent in either Nakayama or Ishinaga. As such, the rejection of claim 40 must be REVERSED.

Claims 20, 21, 23-27, 29-32, 34-35, 37-38 and 41 are allowable at least for the reason that they depend from an allowable base claim, and the rejection of these claims must be REVERSED.

**7. Claim 9 is not unpatentable over Nakayama in view of Crowley, as they fail to disclose each element of the claimed invention.**

Claim 9 includes the packaged semiconductor device as recited in Claim 1, wherein the configured lead has a rounded shape expanding outward toward the substrate. The Examiner admits that Nakayama fails to disclose this limitation, but asserts that it is disclosed as leadframe terminal 38 of Crowley. As an initial matter, it is curious that the Examiner should admit that such a rounded shape is absent from Nakayama in regards to claim 9, but assert that it is inherently present in the rejection of claim 1 over Nakayama under 35 U.S.C. 102, or that it is present in the combination of Nakayama in view of Ishinaga in the rejection of claim 42, where the structure corresponding to the means-plus-function limitation “a coupling means” is not addressed. Nevertheless, leadframe terminal 38 of Crowley fails to disclose a configured lead that has a rounded shape expanding outward toward the substrate – at best, it appears that the corners of leadframe terminal 38 have been rounded, although there is no description of any such rounded corners of leadframe 38 in Crowley. Regardless of what is shown and not described in Crowley, rounded corners of a leadframe are not a configured lead that has a rounded shape expanding outward toward the substrate, such as shown in Figures 1, 2, 5a and 6a of the pending application. The rounded corners of leadframe terminal 38 of Crowley are just that – a lead with rounded corners. There is no rounded shape expanding toward the substrate disclosed in Crowley, and the rejection of claim 9 must be REVERSED.

**8. Claims 28 and 33 are not unpatentable over Nakayama in view of Ishinaga and further in view of Crowley, as they fail to disclose each element of the claimed inventions.**

Again using the claims as a road map, the Examiner rejects claims 28 and 33 over the combination of cited art, and again, this combination demonstrates that failure of the cited art to

disclose each element of the claimed invention. While Crowley also discloses an encapsulated circuit, there is again no mention that the encapsulant has a consistant dielectric constant over a predetermined frequency range. As with Nakayama and Ishinaga, Crowley fails to even mention the dielectric constant of the encapsulant. Out of the thousands of patents disclosing encapsulated circuits, the Examiner was unable to find a single reference that discloses an encapsulant having a consistent dielectric constant over a predetermined frequency range – even after doing a new search and issuing a new non-final office action! Likewise, Crowley also fails to disclose at least one lead that has a shaped end proximate the substrate and configured to minimize parasitic capacitance over a predetermined frequency range. In fact, the word “parasitic” is not even used in Crowley, again establishing that the apparent rounded corners of leadframe terminal 38 of Crowley were shown as such because of a draftsperson’s artistic license rather than out of any intention to minimize parasitic capacitances. As such, the rejection of claims 28 and 33 must be **REVERSED**.

## VIII APPENDIX OF CLAIMS (37 C.F.R. 41.37(c)(8))

The text of the claims involved in the appeal are:

1. A packaged semiconductor device, comprising:
  - a semiconductor die;
  - a substrate with the semiconductor die disposed therein;
  - a plurality of leads coupled to the semiconductor die, wherein at least one said lead has a shaped end proximate the substrate and configured to minimize parasitic capacitance over a predetermined frequency range;
  - an encapsulant enclosing the semiconductor die and plurality of leads, the encapsulant having a consistant dielectric constant over the predetermined frequency range; and
  - the encapsulant operable to shunt thermal capacitance and thermal resistance away from the semiconductor die.
2. The packaged semiconductor device as recited in Claim 1, further comprising an I/O common terminal, at least one input terminal and at least one output terminal, coupled to the semiconductor die.
3. The packaged semiconductor device as recited in Claim 2, wherein the input terminal(s) and output terminal(s) are positioned orthogonal to the I/O common terminal.
4. The packaged semiconductor device as recited in Claim 3, wherein the semiconductor die is positioned above the I/O common terminal.
5. The packaged semiconductor device as recited in Claim 4, wherein the encapsulant forms a substantially hexagonal structure surrounding the I/O common terminal, input terminal(s), and output terminal(s), essentially at right angles with respect to the substrate.

6. The packaged semiconductor device as recited in Claim 5, further comprising a lead-frame for coupling the input terminal(s) to a circuit and the output terminal(s) to a circuit.

7. The packaged semiconductor device as recited in Claim 6, wherein the portion of the lead-frame coupled to each of the input terminal(s) and output terminal(s) possess exposed dovetailed side edges operable to allow epoxy to lock on the sides and top of the exposed edges.

8. The packaged semiconductor device as recited in Claim 3, further comprising an end surface of the input terminal(s) being positioned adjacent and parallel to the side surface of the I/O common terminal, and an end surface of the output terminal(s) being positioned adjacent and parallel to the opposing side surface of the I/O common terminal, said end surfaces being shaped so as to minimize parasitic capacitance.

9. The packaged semiconductor device as recited in Claim 1, wherein the configured lead has a rounded shape expanding outward toward the substrate.

10. The packaged semiconductor device as recited in Claim 8, further comprising length and width dimensions of approximately .079 millimeters and .065 millimeters, respectively, and a height dimension of approximately .032 millimeters.

11. The packaged semiconductor device as recited in Claim 8, further comprising an operating frequency range from DC to 10 gigahertz.

12. The packaged semiconductor device as recited in Claim 8, further comprising use in a surface mount assembly.

13. The packaged semiconductor device as recited in Claim 8, further comprising use in an integrated circuit.

14. The packaged semiconductor device as recited in Claim 8, further comprising use in an amplifier gain stages.

15. The packaged semiconductor device as recited in Claim 8, further comprising metallization, including a first and second metallization strip, as the means of coupling the input terminal(s) and the output terminal(s) to the semiconductor die.

16. The packaged semiconductor device as recited in Claim 15, further comprising a path length from input terminal to the output terminal, of a fraction of the wavelength for which frequency the semiconductor device is designed.

17. The packaged semiconductor device as recited in Claim 8, further comprising bond wires as the means of coupling the input terminal(s) and the output terminal(s) to the semiconductor die, the input terminal being coupled to a first end of a first bond wire, a second end of the first bond wire being coupled to the semiconductor die, a first end of a second bond wire being coupled to the semiconductor die, a second end of the second bond wire being coupled to the output terminal.

18. The packaged semiconductor device as recited in Claim 17, further comprising a path length from the input terminal to the output terminal of a fraction of the wavelength for which frequency the semiconductor device is designed.

20. The packaged semiconductor device as recited in Claim 1, further comprising a light emitting semiconductor as the semiconductor die.

21. The packaged semiconductor device as recited in Claim 20, further comprising a light emitting diode as the light emitting semiconductor.

22. The packaged semiconductor device as recited in Claim 20, further comprising a substantially clear epoxy material as the encapsulant.

23. The packaged semiconductor device as recited in Claim 20, further comprising a cathode and an anode as the plurality of leads.

24. The packaged semiconductor device as recited in Claim 23, further comprising the positioning of the cathode and the anode opposite to each other.

25. The packaged semiconductor device as recited in Claim 24, further comprising an encapsulant with a substantially hexagonal structure around the cathode and the anode essentially at right angles with respect to the substrate.

26. The packaged semiconductor device as recited in Claim 23, further comprising a portion of a conductive lead-frame as the cathode.

27. The packaged semiconductor device as recited in Claim 23, further comprising a shaped end surface of the cathode operable to minimize parasitic capacitance.

28. The packaged semiconductor device as recited in Claim 27, further comprising a rounded shape on the end surface of the cathode.

29. The packaged semiconductor device as recited in Claim 23, further comprising metallization as the cathode coupling means to the semiconductor die.

30. The packaged semiconductor device as recited in Claim 23, further comprising a bond wire as the means of coupling the cathode to the semiconductor die, a first end of the bond wire being coupled to the cathode and a second end of the bond wire being coupled to the semiconductor die.

31. The packaged semiconductor device as recited in Claim 23, further comprising a portion of a conductive lead-frame as the anode.

32. The packaged semiconductor device as recited in Claim 23, further comprising a shaped end surface of the anode operable to minimize parasitic capacitance.

33. The packaged semiconductor device as recited in Claim 32, further comprising a rounded shape on the end surface of the anode.

34. The packaged semiconductor device as recited in Claim 23, further comprising metallization as the anode coupling means to the semiconductor die.

35. The packaged semiconductor device as recited in Claim 23, further comprising a bond wire as the means of coupling the anode to the semiconductor die, a first end of the bond wire being coupled to the anode and a second end of the bond wire being coupled to the semiconductor die.

37. The packaged semiconductor device as recited in Claim 20, further comprising being adapted for use in an integrated circuit.

38. The packaged semiconductor device as recited in Claim 20, further comprising being adapted for use in a surface mount assembly.

39. The packaged semiconductor device as recited in Claim 20, having length and width dimensions of approximately .079 millimeters and .050 millimeters, respectively, and a height dimension of approximately .032 millimeters.

40. A packaged semiconductor device, comprising:

a light emitting semiconductor, a substrate, a terminal, and an encapsulant material;

the light emitting semiconductor being disposed in the substrate;

a means coupling the terminal to the light emitting semiconductor;

the terminal further comprising a terminal shaped end configured to minimize parasite capacitance over a predetermined frequency range;

a substantially clear encapsulant for encapsulating the light emitting semiconductor, the encapsulant material acting as a thermal shunt to ground operable to decrease thermal capacitance and thermal resistance.

41. The packaged semiconductor device as recited in Claim 40, adapted for use in a surface mount assembly.

42. A packaged semiconductor device, comprising:

a semiconductor die, a substrate and a plurality of leads, wherein at least one said lead has a shaped end configured to minimize parasitic capacitance over a predetermined frequency range;

the semiconductor die being disposed on the substrate;

a coupling means extending from the plurality of leads to the semiconductor die for providing low capacitance electrical connections which supports device functionality; and

an encapsulation material surrounding the semiconductor die, plurality of leads and coupling means, the encapsulation material making contact with the substrate operable to allow direct dissipation shunting to thermal ground, the encapsulation material having a consistent dielectric constant over the predetermined frequency range.

43. The packaged semiconductor device as recited in Claim 42, adapted for use in a surface mount assembly.

**IX EVIDENCE APPENDIX (37 C.F.R. 41.37(c)(9))**

None.

**X RELATED PROCEEDINGS APPENDIX (37 C.F.R. 41.37(c)(10))**

None.

Dated: August 12, 2009

Respectfully submitted,



By: \_\_\_\_\_

Robert C. Klinger  
Reg. No. 34,365

2591 Dallas Parkway, Suite 300  
Frisco, Texas 75034  
Telephone: 972-377-0090  
Facsimile: 972-377-0087  
E-Mail: r.klinger@grandecom.net